

December 1996

Version 2.05


MB86683B Network Termination Controller (NTC)

FML/NPD/NTC/FL/1204

The Fujitsu MB86683B is a highly integrated termination controller for broadband ATM networks.

The device implements transmission convergence functions associated with physical media based on SONET (155/51 Mbps), SDH (155 Mbps), DS3 (44 Mbps), E3 (34 Mbps) and unframed protocols. It includes a generic 8-bit parallel interface to an external transceiver, which is required only to provide serial / parallel conversion, and clock recovery.

The NTC is ideally suited to applications in ATM adapter cards and hubs. It can be used for UNI or NNI connections and conforms to the relevant ATM Forum, ANSI and ITU specifications.



FEATURES

- Implements TC sublayer functions associated with physical media based on SONET (SDH), DS3, E3 and cell based.
- Directly connects to external transceivers via a 20MHz 8-bit parallel interface.
- Implements framed OAM functions for F1/F2/F3 flows.
- Supports F4/F5 OAM cell insertion / extraction.
- Maintains statistics for all active virtual circuits, including cell and error counts, and OAM statistics.
- On-chip DMA controller for high speed transfer of statistics and inserted/extracted cells to/from system memory.
- Connects directly to the MB86689A Address Translation Controller (ATC) in order to provide real-time address translation in both directions.
- Microprocessor interface compatible with Motorola and Intel families of 16 and 32 bit processors.
- JTAG pins compliant to IEEE1149.1 are provided.
- Utopia Level 1 v2.01 compliant.
- Fabricated in 0.8 micron CMOS technology with CMOS/TTL compatible I/O and single +5V power supply.

MB86683B Network Termination Controller (NTC)




Fig. 1 - NTC Block Diagram

General

The NTC is a full-duplex device suitable to provide broadband termination functions. Address translation operates in conjunction with the MB86689A Address Translation Controller (ATC) allowing full flexibility for changing the VPI/VCI values at either end of the link. An internal RAM maintains a statistics record of VPI/VCI connections. The DMA controller points cells to be inserted/extracted from/to system memory in both the transmit and receive directions. Fig. 1 shows a logical block diagram of the NTC and Fig. 2 illustrates how the NTC might be used at system level.

Framers

The transmit and receive framers perform transmission convergence sub-layer functions with physical media based upon SONET (155/51 Mbps), SDH (155Mbps), DS3 (44Mbps) and E3 (34Mbps). An unframed mode of operation enables a transparent link to be established between the transceiver interface and the cell transmitter/receiver module.

MB86683B Network Termination Controller (NTC)

- Cell Handlers** Both the cell receiver and cell transmitter perform cell operations in accordance with ITU-T 1.432. The cell receiver performs the following functions:
- cell delineation
 - cell header error detection and correction
 - cell type recognition
 - CRC-10 checking (for OAM cells)
 - cell insertion/extraction via DMA
 - cell discard.
- The cell transmitter is responsible for providing the inverse functions to those of the cell receiver.
- Cell Stream Interface** This interface passes ATM cells in the receive direction between the cell receiver and an external ATM layer device and vice-versa in the transmit direction. The Cell Stream Interface provides buffering of 9.85 cells to absorb delay when performing address translation. The CSI also supports Level 1 Utopia operation.
- OAM Controller** The Operations, Administration and Maintenance (OAM) controller is responsible for providing support for error and performance monitoring for each of the framed modes of operation. Various received performance/error conditions within the receive framer may be passed to the transmit framer for inclusion in outgoing frames.
- Network Statistics** The Network Statistics Controller maintains a record of events in a network statistics record (NSR), which is maintained in internal RAM. The NSR will be transferred to system memory by DMA under various control conditions. The NSR maintains statistics on up to 32 VP/VC connections simultaneously and records the total number of cells transmitted/received over the UNI.
- DMA Controller** This allows data to be transferred between the NTC and system memory at high speed without the need for processor intervention. The controller supports five channels: Network Statistics, Cell Receiver Cell Extract, Cell Receiver Cell Insert, Cell Transmitter Cell Extract and Cell Transmitter Cell Insert.
- Processor Interface** This interface has two functions. Firstly, it acts as an asynchronous slave for microprocessor access to NTC internal registers and secondly, it acts as an asynchronous master for DMA transfer of data between the NTC and system memory. This interface is configurable to be compatible with 16/32 bit Motorola/Intel systems.

MB86683B Network Termination Controller (NTC)

JTAG

The NTC provides boundary scan test circuitry fully compliant with IEEE 1149.1 (JTAG). The NTC's JTAG circuitry permits easier board level testing to be carried out by allowing the signal pins on the device to form a serial scan chain around the device. JTAG test modes are controlled by accessing an internal test access port controller, which is in turn controlled by the 4 provided test access ports.




Fig. 2 - Example Configurations

MB86683B Network Termination Controller (NTC)




Fig. 3 - MB86683B I/O Block Diagram

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB86683B Network Termination Controller (NTC)

Worldwide Headquarters

Japan

Fujitsu Limited

Tel: +81 44 754 3753
Fax: +81 44 754 3332

1015 Kamiodanaka
Nakaharaku
Kawasaki 211
Japan

<http://www.fujitsu.co.jp/>

Asia

Tel: +65 336 1600
Fax: +65 336 1609

<http://www.fsl.com.sg/>

Fujitsu Microelectronics Asia PTE Limited

No. 51 Bras Basah Road
Plaza by the Park
#06-04/07
Singapore 0718

USA

Tel: +1 408 922 9000
Fax: +1 408 922 9179

Fujitsu Microelectronics Inc
3545 North First Street
San Jose CA 95134-1804
USA

Tel: +1 800 866 8608
Fax: +1 408 922 9179

Customer Response Center
Mon-Fri: 7am-5pm (PST)

<http://www.fujitsumicro.com/>

Europe

Tel: +49 6103 6900
Fax: +49 6103 690122

<http://www.fujitsu-edc.com/>

Fujitsu Mikroelektronik GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchsschlag
Germany

This document is proprietary to Fujitsu. No part of this document may be copied or reproduced in any form or by any means, or disclosed or transferred to any third party without written prior consent of Fujitsu.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any title or licence under the copyright, patent rights or trade marks claimed and owned by Fujitsu or its licensors.

Fujitsu reserves the right to change specifications without notice.